Use of Helper Threads for OS Support in the Multithreaded Embedded TriCore 2 Processor
نویسندگان
چکیده
Infineon equipped their TriCore 2 microcontroller with multithreading capabilities. As memory protection techniques are getting more important, it also implements a rangebased memory protection system. Based on the multithreading capability a helper thread can run in a thread slot in separation from the real-time application thread to support embedded operating systems like OSEK or AUTOSAR OS used in automotive systems. We show that our concept can save more than 70% of task switching time by pre-loading the memory protection registers for the application that is predicted to be scheduled next. Also, we propose modifications to the TriCore 2 architecture that would support our concept.
منابع مشابه
How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT
This paper describes how a superscalar in-order processor must be modified to support Simultaneous Multithreading (SMT) such that time-predictability is preserved for hard real-time applications. For superscalar in-order architectures the calculation of the Worst Case Execution Time (WCET) is much easier and tighter than for out-of-order architectures. By a careful enhancement that completely i...
متن کاملEchtzeitfähige Ablaufplanung für simultan mehrfädige Prozessoren
This thesis presents the requirements for a Simultaneous Multithreaded (SMT) processor that supports hard real-time capabilities. The microarchitecture of a single threaded superscalar in-order processor is enhanced to support simultaneous multithreading with one completely isolated thread. This thread is executed as if it were the only thread in a single threaded system. Hence established meth...
متن کاملIPC Control for Multiple Real-Time Threads on an In-Order SMT Processor
This paper proposes an architecture for concurrent scheduling of hard, soft and non real-time threads in embedded systems. It is based on a superscalar in-order processor binary compatible to the Infineon TriCore. The architecture allows a tight static WCET analysis of hard real-time threads. To provide high performance anyway, the absence of speculative elements like branch prediction and out-...
متن کاملLow-cost and power-efficient thread collision detection scheme for shared caches in a real-time multithreaded embedded processor
This paper addresses an important issue in a real-time multithreaded embedded processor where several active hardware threads share the critical resources such as caches in the processor. Thread interferences or collisions could lead to severe performance degradations on the real-time threads. Although the cache interference issue on realtime multithreaded processors has been studied before, no...
متن کاملRun-Time Scheduling Support for Hybrid CPU/FPGA SoCs
Minimization of system overhead and jitter is a fundamental challenge in the design and implementation of a Real-Time Operating System (RTOS). Modern FPGA devices, which include (multiple) processor core(s) as diffused IP on the silicon die, provide an excellent platform for embedded systems and offer new opportunities to meet these fundamental RTOS challenges. In particular, it is possible to ...
متن کامل